What are you going to do?
As a formal verification engineer, you will play a crucial role in connecting existing verification technologies and methodologies with our Clash hardware design ecosystem and its mother language Haskell to be utilized for formal verification of hardware and software designs. While we realize everyone has their preferences and specializations, you are expected to work across the board, not shy away from technologies unknown to you and be at the office at least 2 days a week.
Key responsibilities:
- Explore type and logic based verification methodologies
- Connect Haskell / Clash with research driven verification tools
- Formal specification and proof engineering
- Formal verification of digital hardware designs
- Collaborate with (international) researchers and teammates
- Open source development
- You’re encouraged to be your authentic self!
About you!
Who are you and what do you bring?
- PhD in a relevant field (or MSc plus research experience)
- Experience with Haskell / Clash
- Advanced experience in at least one of the following fields:
- Proof assistants like Agda, Idris or Coq
- Model checking, temporal logics and SMT
- Basic knowledge of hardware and operating system design
- Basic knowledge of system security and safety aspects
- Good digital communication skills
- Good command of the English language
About us!
What do we have to offer you?
- Salary up to € 77.760 per year, depending on competence
- Company matched pension scheme
- 31 days off
- Yearly € 2,000 education/conference budget
- Professional Dutch language course if desired by the candidate
- Flexible home/office days
- Challenging research projects
Our application process
During the application process, we want to keep it as personal as possible, as it suits us best. If you have any questions during the process, feel free to email or call us! Of course, it depends on other candidates and how easy it is to schedule, but we aim to keep the entire process from dragging on for too long.
1. The vacancy and apply
Of course, it all starts with the job vacancy. Does this one appeal to you? Then apply directly. Once we have received your application, we will contact you within a few working days for the next steps.
2. Seems promissing? You're invited
If we are impressed by your profile and background, we would like to invite you for a first interview. This will mainly be for getting to know each other, with two engineers from QBayLogic.
3. Second interview
If you are still enthusiastic after the first interview and we believe you are a good fit for QBayLogic, then we would like to invite you for a second round. In this round, we will delve deeper, and your technical knowledge will be tested. This interview will also be longer than the first round and usually comes with an assignment that must be completed beforehand.
4. Day at the office
If the second interview goes well, we invite you for a day in the office where you get to work on small task together with your prospective colleagues.
5. Starting at QBayLogic
If the day at the office is positive for both parties, then we would like to offer you a job. We will invite you again to discuss this and determine together when you can start.
Useful information for this vacancy
- 32 to 40 hours
- 31 days off
- PhD/MSc+ working and thinking level
- up to €77,760 gross per year
- Company matched pension scheme
- Yearly education/conference budget
- Annual contract and prospect of permanent employment
Work situation
Where will you work?
QBayLogic B.V. is an innovative FPGA/ASIC design company that is Steward Owned. With over nine years of experience in FPGA engineering, we assist businesses in creating high-speed, energy-efficient implementations of complex algorithms.
Our expertise spans various domains, including embedded systems, AI, edge computing, and data centers. What sets us apart is our commitment to open-source development, with the Clash compiler being our flagship project.
At QBayLogic, you become part of a team of 20 people that embraces challenges and pushes boundaries. You’ll become part of a team of people who are incredibly passionate about what they are developing. In a supportive environment, we foster continuous growth and encourage employees to develop their skills in FPGA engineering and open-source software development.
Would you like to share this vacancy?
- Share on Facebook
- Share on Twitter
- Share on LinkedIn
- [Share on Whatsapp](whatsapp://send?text=Formal+Verification+Engineer https://qbaylogic.com/vacancies/formal-verification-engineer/ "Share on Whatsapp")
- Share by e-mail
- Copied!
Or send me an email:
Apply here
I want to send my application
Sollicitatie formulier
Name*
First
Email*
Phone*
City name*
Resume*
Drop files here or Select files
Accepted file types: pdf, txt, docx, Max. file size: 8 MB, Max. files: 3.
Motivation*
Drop files here or Select files
Accepted file types: pdf, txt, docx, Max. file size: 8 MB, Max. files: 3.
Submit my application
Δ
Other vacancies that are interesting?
Internship/Graduation Position at QBayLogic
BSc/MSc
32 | 40 hours
Student
Are you able to do a for-credit internship as part of your academic curriculum and have you always wanted to work on dedicated digital computer hardware? Are you intrigued in functional programming, or would you love to work on high-tech projects, but prefer a small company over a big one? Perhaps you’d like to do an internship at QBayLogic!
